

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virgimia 22313-1450 www.uspto.gov

A	PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
	10/649,940	08/28/2003	Katsuhiko Oyama	04329.3125	6236
•	22852	7590 09/08/2005		EXAMINER	
	FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER LLP 901 NEW YORK AVENUE, NW WASHINGTON, DC 20001-4413			· LUU, CHUONG A	
•				ART UNIT	PAPER NUMBER
				2818	

DATE MAILED: 09/08/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

			, ÉÝ	
		Application No.	Applicant(s)	
·		10/649,940	OYAMA, KATSUHIKO	
	Office Action Summary	Examiner	Art Unit	
		Chuong A. Luu	2818	
Period f	The MAILING DATE of this communication ap or Reply	pears on the cover sheet w	vith the correspondence address	
THE - Extra after - If th - If N - Fail	HORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. ensions of time may be available under the provisions of 37 CFR 1. or SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reploperiod for reply is specified above, the maximum statutory period ure to reply within the set or extended period for reply will, by statutive reply received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).		reply be timely filed rty (30) days will be considered timely. NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).	
Status		•		
1)[Responsive to communication(s) filed on 23	<u>lune 2005</u> .		
2a)□	This action is FINAL . 2b)⊠ Thi	s action is non-final.		
3)□	Since this application is in condition for allowa	ance except for formal ma	tters, prosecution as to the merits is	
	closed in accordance with the practice under	Ex parte Quayle, 1935 C.I	D. 11, 453 O.G. 213.	
Disposi	tion of Claims	· · · · · · · · · · · · · · · · · · ·		
4)🛛	Claim(s) 1-31 is/are pending in the application	n.		
	4a) Of the above claim(s) 18-31 is/are withdra	wn from consideration.		
5)[Claim(s) is/are allowed.			
6)[\]		•		
7)[_	Claim(s) is/are objected to.			
8)□	Claim(s) are subject to restriction and/o	or election requirement.		
Applica	tion Papers			
9)[The specification is objected to by the Examin	er.		
10)	The drawing(s) filed on is/are: a) acc	cepted or b) \square objected to	by the Examiner.	
	Applicant may not request that any objection to the	e drawing(s) be held in abeya	nce. See 37 CFR 1.85(a).	
	Replacement drawing sheet(s) including the correct	ction is required if the drawing	g(s) is objected to. See 37 CFR 1.121(d).	
11)	The oath or declaration is objected to by the E	xaminer. Note the attache	d Office Action or form PTO-152.	
Priority	under 35 U.S.C. § 119			
	Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C.	§ 119(a)-(d) or (f).	
.a)	☐ All b)☐ Some * c)☐ None of:	de have been and		
	1. Certified copies of the priority documen		Ameliantian No.	
	2. Certified copies of the priority documen			
	3. Copies of the certified copies of the price	-	received in this National Stage	
*	application from the International Burea See the attached detailed Office action for a list	, , , , , , , , , , , , , , , , , , , ,	received	
	oos the attached detailed Office action for a list	tor the certified copies no	received.	
Attachmei	nt(s)			
	ce of References Cited (PTO-892)	4) Interview	Summary (PTO-413)	
2) 🔲 Noti	ce of Draftsperson's Patent Drawing Review (PTO-948)	Paper No	(s)/Mail Date	
	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 er No(s)/Mail Date) 5)	Informal Patent Application (PTO-152)	
	Implement Office		 ·	

Application/Control Number: 10/649,940

Art Unit: 2818

DETAILED ACTION

Response to Arguments

Applicant's arguments with respect to claims 1-17 have been considered but are moot in view of the new ground(s) of rejection.

PRIOR ART REJECTIONS

Statutory Basis

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

The Rejections

Claims 1-17 are rejected under 35 U.S.C. 102(b) as being anticipated by Tokuno et al. (U.S. 5,883,426).

Tokuno discloses a stack module with

(1); (6); (12) a plurality of semiconductor chips (1) having a plurality of terminals (6);

two chip mounting bases (2d, 3) on each of which one semiconductor chips (1) mounted and plurality of chip interconnections electrically least connected the terminals

Art Unit: 2818

mounted semiconductor chip (1) are formed into substantially the same pattern and which are stacked two layers along a direction thickness;

one between interconnection base which is interposed two chip mounting bases (2d, 3) and on which a plurality of intermediate interconnections electrically connected to the chip interconnections are formed into a pattern different from the pattern the chip interconnections (6);

a plurality of interlevel interconnections which are formed a plurality of through holes extending through the chip mounting bases and the interconnection base at once along stacking direction and electrically connect the chip interconnections and intermediate interconnections the stacking direction the bases (see Figures 1-2);

- (2) wherein: the chip interconnections and the intermediate interconnections are formed on facing major surfaces of at least one of the two chip mounting bases and the interconnection base (see Figures 1-2);
- (3); (9); (15) wherein: the through holes extend through feedthrough terminals the chip interconnections and the intermediate interconnections (see Figures 1-2);
- (4); (10); (16) wherein: the intermediate interconnections are formed into a pattern capable of setting signal paths from the terminals independently for each terminal and each layer (see Figures 1-2);
- (5); (11); (17) wherein: the intermediate interconnections are formed a pattern capable of switching, between the layers for each terminal, signal paths between the terminals and a plurality of external terminals which externally electrically connect the semiconductor chips (see Figures 1-2);

(7); (13) wherein: the chip interconnections and the intermediate interconnections are formed on facing major surfaces of the bases for a pair of at least one of the two chip mounting bases and the first second base adjacent chip mounting base;

- (8) wherein: the chip interconnections and the intermediate interconnections are formed on facing major surfaces the bases a pair of one of the two chip mounting bases and the first interconnection base and a pair of the other chip mounting base and the second interconnection base;
- (14) wherein: the number of interconnection bases equal to the number of chip mounting bases are arranged, and the chip interconnections and the intermediate interconnections are formed on facing major surfaces of the bases for all pairs of the chip mounting bases and the interconnection bases adjacent to the chip mounting bases (see Figures 1-2).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chuong A. Luu whose telephone number is (571) 272-1902. The examiner can normally be reached on M-F (6:15-2:45).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David C. Nelms can be reached on (571) 272-1787. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/649,940

Art Unit: 2818

Page 5

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Chuong Anh Luu Patent Examiner September 6, 2005